Abstract-We present a MOS Capacitance-Voltage measurement methodology that, contrary to present methods, is highly robust against gate leakage current densities up to 1000 A/cm2. The methodology features specially designed RF test structures and RF measurement frequencies. It allows MOS parameter extraction in the full range of accumulation, depletion and inversion.
I. Introduction
As CMOS device dimensions are scaled below 100 nm, the concurrent gate dielectric thinning leads t o progressively higher gat,e leakage currents. Tunnel current densities around 100 A/cm2 are foreseen for the near future in some CMOS logic applications [l]. Although this may be acceptable from a functional point of view, such leakage currents complicate fundamental MOS characterization techniques like charge pumping [Z] , time-dependent dielectric breakdown tests 131 and capacitance-voltage (C-V) measurements [4-81. Gate leakage affects the measurement of the capacitance-voltage characteristic as well as its interpretation This can be understood conceptually by considering a simple three-clement equivalent circuit for the leaky MOS capacitor as sketched in Fig. 1 . The capacitance C is connected in parallel to a (strongly Re(Z)
The quality factor determines to a large extent if a capacitance measurement at angular frequency w = Z s f will yield an accurate value. When Q > 10, capacitance meaurement and analysis is straightforward. For 1 < Q < 10, careful analysis (with quantification of the parasitic contributors g and R) can still yield a good value of the capacitance, provided that a good model is used; the three-element approximation of Fig. 1 , used here for a qualitative illustration, has its limitations [6, 8] . For Q < 1, the instrument precision is spent on accurate determination of (one of) the resistive components, and the measurement of the imaginary part becomes inaccurate. The quality factor rises linearly with frequency in the low-frequency range, reaches a maximum QOpt at frequency fopt, and then drops linearly with frequency as sketched in Fig. 2 . Taking 6Q/aw = 0 in equation (2) I I 0.1
arising from gate current, An external resistance originating e.g. from gate resistance, is also inevitable. The impedance 2 of this three-element circuit and the related quality factor Q can be expressed as As long as the measurement instrument limitations (precisian, frequency range) do not play arale, ameasurement at fopt will lead to the most accurate value for C. To obtain Qopt > 1, it follows directly from (4) that R should satisfy g R < -w0.2
( 5 )
This equation shows that the higher the gate leakage (and hence g), the lower the external resistance R must be. This is an important design criterion for RF-CV test structures, as further discussed in the next Section.
When Qopt > 1, the quality factor Q is above unity in a frequency range around fopt. This frequency range is defined by the minimum measurement frequency fmin and the maximum frequency ftop, as indicated in Fig. 2 .
Expressions for fmin and ftop can he readily derived from
1 -\ / 1 -4 g R ( l + g R ) The minimum frequency is dictated by the magnitude of the gate leakage g. Typical MOS capacitors as studied in present research and development work suffer from gate leakage to such an extent that measurements in the normal LCR range of 1 kHz -1 MHz are inadequate. For example, a lox 10 pmZ MOS capacitor with 10 A/cmZ gate leakage typically has C = 2 pF, g =z 50x lo-' W', and R = 10-100 R leading to f m j n = 4 MHz. As Q will rise linearly with f above fmin, a good C-V measurement on such a device is best conducted above 10 MHz.
The highest measurement frequency ftap is constrained by external resistance. When excessive gate leakage forces the application of RF measurement frequencies (following equation (6)), the external resistance must therefore he reduced to a minimum to still allow a good measurement of capacitance.
Test structure design
Conditions (5)- (7) dictate the layout of a C-V test structure to a great extent. There is design freedom in the choice of device area and the external resistance (influenced e.g. by geometric choices and by impurity distributions in the substrate). While specific capacitance and specific conductance are fixed for a given dielectric (and DC bias), the external resistance in many cases scales with the square root of area (see e.g. [11], [12] ). Therefore, a smaller area device will yield an improved QOpt as the product gR decreases. For any reasonable dielectric (with a leakage current density below 1 kA/cmZ), the condition has been created in line with the above considerations, estimates for fmjn and QOpt can he made, from which it can be readily determined if the test structure is suitable for C-V measurement or not.
Device fabrication and characterization
The experimental study of C-V measurements a t gigahertz frequencies (RF-CV measurements) is carried out using transistors designed for tweport R F characterization in ground-signal-ground configuration. They consist of many gates connected in parallel, with a layout resulting in very low gate resistance and low well resistance, as described in the previous section. Sub-micron channel lengths are used to suppress channel resistance. The gate is connected to Port 1, drain connected to Port 2. The gate is biased, all other terminals are grounded.
Devices were fabricated in a standard 6-metal 0.12 pm CMOS flow, and in a single-metal CMOS research process.
S-parameter measurements in the range 0 . 1 4 8 GHz were carried out on-wafer using an HP 8510C network analyzer. inversion capacitance decreasing due to gate depletion. The depletion region around V, = 0 V shows only a moderate decrease in capacitance because this is a submicron channel device with significant gate-drain overlap capacitance.
At frequencies above 1 GHz, we observe a drop in the is not due to a drop in the MOS capacitance, hut rather the signature of a significant external series resistance. intrinsic or "channel" region with capacitance Ci,,, and conductance 9intX. In accumulation and depletion, charging and discharging of CinLr requires holes t o move from the "channel" region to the ground connection through RWeii. This transport is limited by the characteristic delay time
which implies (in line with (7)) that the measurement frequency f is restricted to
For the transistor under study, T zz 20 ps. As a result the depletion and accumulation capacitances of Ci,t, are attenuated at frequencies above 1 GHz.
The observed gate capacitance does not drop entirely t o zero due to this series resistance effect, because of the overlap capacitance; and also, because the small signal can pass to Port 2 via Cint, and the junction capacitance Cj.
In other words, the holes required to charge and discharge Gin,, can also be supplied from the junction capacitance. Altogether, it is far from trivial to determine RWd directly from these measurements because the small signal applied t o the gate can follow several paths to ground. Instead, sincc tbc C-V measurements at 5 1 GHz are unaffected by T , Cjnt, is best derived from those measurements. For this purpose we measured the Y-parameters of two devices with equal design except for the gate lengths, being 130 and 180 nm. Etom the difference of the obtained C , , curves, we can establish the Cint, of a 50 nm channel segment. The capacitance of this segment is shown in with high-leakage dielectrics in a research process flow (based on 0.18 pm CMOS) using a different design of RF structures. These devices unfortunately have a much higher &el,CintI product (by design), preventing the correct measurement of accumulation and depletion capacitance in the channel. In inversion however, Rwell does not play a role while the gate leakage current is at its highest. The external resistance in inversion (being the sum of gate, channel, and source/drain resistances) is well below 1 n, which adequately salves the measurement problems discussed in e.g. 1141. imaginary and real parts of the input admittance (91) and the quality factor of a 0.2 p m gate length device, a a function of frequency. The real part of YIL is dominated by the oxide conductance gox at lower frequencies (horizontal part of the curve) and by the external (differential) resistance kXt at higher frequencies (steeply rising curve).
The external resistance is the sum of gate, channel, and drain resistances. As a result, when high gate leakage is present the capacitor quality factor is only larger than unity in a frequency band around 1 GHz, as illustrated by Fig. 10 . Note the shape of the quality factor versus frequency, which matches very well the predicted shape when a simple three-element approximation is used. Capacitor quality factor derived from the measurements To assess the validity of the obtained C-V c:urves for MOS parameter extraction, we fitted MOS Model 11 to ICMTS 03-I84 the data, with substrate doping, gate doping and oxide thickness as the only free parameters. The fit results are listed in Table I at various frequencies. The obtained values for the fit parameters are well in line with the expectations for this process. The MOS Model 11 fit yields an oxide thickness and gate doping level independent of frequency in the range 0.2-2 GHz, while it fits poorly outside that region (due to a low quality factor).
VI. Conclusions This paper presents the RF-CV methodology, which allows the measurement and analysis of capacitance-voltage curves even in the presence of gate leakage exceeding 1000 A/cm2. On the basis of theoretical and experimental findings, design guidelines are formulated for RF capacitors. When these guidelines are followed, the appropriate Capacitance-Voltage characteristics are obtained around 1 GHz. Thesc can be used for the extraction of MVS parameters such as (equivalent) oxide thickness, substrate doping concentration, and gate depletion. Since power and functionality requirements restrict the gate leakage in CMOS circuits t o typically 5 1000 A/cm2, t h e presented methodology is well suited for the characterization of any dielectric foreseen in future CMOS technologies.
